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Abstract 
 Capacitance measurement accuracy is affected by phase conformity between signal and 
reference. This work describes phase detection scheme which is necessary for phase synchronization in 
tomography application. Core processing for calculating phase and amplitude of the detected signal was 
built on FPGA (Field-Programmable Gate-Array) platform. Phase shift demodulation algorithm employs IP 
core provided by Xilinx FPGA. Direct digital synthesizer (DDS), multiplier, accumulator, and CORDIC 
(coordinate rotation digital computer) modules were used as excitation-reference signal generator, signal 
multiplication, accumulation, and conversion to polar coordinate in order to conduct trigonometric operation 
respectively. Hardware design was emulated on MATLAB-Xilinx System Generator to observe its 
performance. Phase detection range 0-114.58o and mean absolute error 0.58o have been achieved. Data 
processing rate solely at digital signal stage was approximately 100data/s suitable for 32-channel electrical 
capacitance volume tomography (ECVT) system. 
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1. Introduction 
Phase detection is one of the most important feature in data acquisition system for 
electrical capacitance volume tomography (ECVT). ECVT is a volumetric (real-time 3D) 
tomography technique based on capacitance measurement which has replaced classical 
system in two-dimensional slicing for tomography imaging [1]. The former electrical capacitance 
tomography (ECT) method basically utilizes sensitivity of certain capacitive sensor configuration 
to map permittivity distribution in the object space. It is a non-radiation, non-invasive, and low-
cost system which has been widely used in petro-chemical process industry as well as medical 
applications [2]. However, this modality comes with ill-posed inverse problem as natural 
characteristic of similar soft-field tomography e.g. optical molecular imaging [3] hence 
advancement in image reconstruction algorithm and hardware design are significant. 
Data acquisition system collects data obtained from sensor to be formed and sent to 
computer which manipulates the data pattern into image using specific algorithm. In the well-
known circuitry for capacitance to voltage (C-V) conversion, measurement accuracy is affected 
by phase conformity between output C-V signal and reference signal. This circumstance makes 
phase tracking necessary for system’s reliability to reduce phase error [4]-[5]. Figure 1 shows a 
lock-in mechanism in front of C-V circuit to extract information from measured capacitance. 
 
 
 
 
Figure 1. Capacitance to voltage circuitry with lock-in mechanism 
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According to Figure 1, if both Vref and V2 signals have identical phase, Vo will only 
related to amplitude of input signals. However, practically two signals added into lock-in will 
generate additional phase difference which decreases output amplitude and causes 
measurement error. The additional phase difference is relevant toward stray capacitance, and 
different stray capacitance brings different phase angle. Therefore, phase shift will impose 
certain error. By using coherent demodulation to detect the signal with phase tracer circuit, this 
kind of problem can be well addressed. Consequently, multiplier output will reach maximum, 
circuit is stray-immune, in the same time sensitivity and stability of the system can be improved 
[4].  
Performance improvement will be achieved by implementing most functionality into 
digital hardware rather than analog. Field-Programmable Gate-Array (FPGA) is employed as 
control processing core, excitation signal generation, and signal demodulation. The modular 
design of FPGA produces minimal hardware overhead, is flexible, fast, and stable in order to 
facilitate further development of measurement system. 
 
 
2. Capacitance Measurement 
The ac-based capacitance measurement circuit schematic is shown in Figure 2. 
 
 
 
 
Figure 2. Schematic of ac-based capacitance measurement circuit 
 
 
From the circuit, absolute capacitance value can be obtained using equation, 
 
 ௢ܸ௨௧ሺܦܥሻ ൌ ଵଶ ൤൬
஼ೣ
஼೑൰ ቀ
ோమ
ோభቁ ቀ
௏ೝ೐೑
௞ ቁ൨ ௜ܸ௡    (1) 
 
where Cx is measured capacitance, Cf is charge-amplifier feedback capacitance, R1 and R2 are 
feedback gain, and k is multiplication factor. For the implementation, chip Direct Digital 
Synthesizer (DDS) AD9850 was used as waveform generator controlled by Arduino to set 
sinusoidal signal of certain frequency. Capacitance measurement circuit and gain AD817 (green 
box), multiplier AD633 (yellow box), and low-pass filter LTC1062 (red box) along with respective 
output signals are depicted in Figure 3 below. 
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Figure 3. Analog DDS waveform generator (left); capacitance measurement circuit (center); 
output signals (right) 
 
 
Experiment results were observed on oscilloscope to analyze output of each stage for 
the given measured capacitance value. Referring to the Figure 3 (right), yellow trace signal is 
DDS waveform, blue trace is output of C-V converter plus inverting gain, red trace is multiplier’s 
output, and green trace is filtered output signal. Final DC voltage was converted into 
capacitance value using (1) and compared with real capacitance test value from 1pF-13pF as in 
Table 1 and plotted in Figure 4. 
 
 
Table 1. Measurement Result 
Vo (V) C real (pF) C meas (pF) 
0.356 1 3.916 
0.465 2 5.115 
0.627 3 6.897 
0.751 4 8.261 
1 5 11 
1.1 6 12.1 
1.24 7 13.64 
1.44 8 15.84 
1.56 9 17.16 
1.82 10 20.02 
2.04 11 22.44 
2.16 12 23.76 
2.36 13 25.96 
 
 
 
 
Figure 4. Measured capacitance vs real capacitance value 
 
 
It can be seen in Table 1, there are differences between measured capacitance values 
and real capacitance values. Nevertheless, Figure 4 shows measurement’s linear trend with R-
square 0.995 and level of confidence 95%. The accuracy problem occurs because of phase 
inconformity between ac measurement output signal and multiplicator reference signal. So, 
phase synchronization of signals should be conducted in order to obtain accurate capacitance 
measurement value. As initial step, phase detection mechanism is necessary. The following 
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sections will explain hardware design for quadrature phase detection algorithm which has been 
presented in [6]. 
 
 
3. Quadrature Demodulation 
Modulation and demodulation techniques regarding signal’s phase information are 
commonly found in communication theory. Various modulation principle with its performance 
analysis and algorithm for digital phase modulation are described in [7] and [8] respectively. In 
phase detection, sine signal needs to be demodulated with measured parameter. Digital 
demodulation makes use of reference signal generated from DDS to digitally modulate 
measured signal to obtain its amplitude and phase. 
 
 ݑሺ݊ሻ ൌ ܣ sin ቀଶగே ݊ ൅ ߠቁ	; 	݅ሺ݊ሻ ൌ sin ቀ
ଶగ
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 ܼ ൌ √ܴଶ ൅ ܫଶ		; 	ߠ ൌ tanିଵ ூோ   (2) 
 
This syncronous modulation and demodulation (PSD,  also known as phase shift 
demodulation) has high precision and adaptation level based on matched filter theory which is 
linear time-invariant by maximizing signal-to-noise ratio (SNR). Considerations in PSD are: input 
signal frequency and phase must be similar, reference signal should be justified accurately, 
anticipate phase shift because of stray capacitance and resistance channel, and degradation of 
SNR due to frequency difference between driving signal and reference signal. 
Demodulation is accomplished through several steps. First, phase difference between 
digitized reference signal and measured signal is identified. Second, delay the reference signal 
with specific number from sampling period according to phase difference value obtained from 
preceding step to match reference signal’s phase with measured signal’s phase. Last, multiply 
the measured signal with adjusted reference signal in one sine wave period and then 
accumulate the results accordingly [9]. 
Integration of DDS and PSD module into single FPGA hardware improves systematic 
SNR dan simplifies peripheral circuits. For real-time processing, large amount of data on front-
end with high-speed and relatively simple pre-processing architecture are suitable for FPGA 
implementation [10]. 
 
 
4. Hardware Design Method 
As an alternative to popular approaches toward FPGA programming [11], this work 
relies on hardware-software co-design strategy. Phase detection algorithm i.e. phase shift 
demodulation is built using Xilinx FPGA IP core. DDS, multiplier, accumulator, and CORDIC are 
functioned as excitation-reference signal generation, signal multiplication, accumulation, and 
conversion to polar coordinate in order to conduct trigonometric operation respectively. 
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Figure 5. Quadrature phase detection scheme 
 
 
Block diagram in Figure 5 represents signal flow (contains phase shift) with quadrature 
demodulation mechanism, where accumulation results will be brought to inverse tangent 
calculation to obtain phase output value. Equation identity of multiplication between sine with 
sine and sine with cosine also division sine-cosine is elaborated in (3). 
 
 ܣ sinሺ߱ଵݐ ൅ ߠሻ ൈ sinሺ߱ଶݐሻ ൌ ஺ଶ cos൫ሺ߱ଵ െ ߱ଶሻݐ ൅ ߠ൯ െ
஺
ଶ cos൫ሺ߱ଵ ൅ ߱ଶሻݐ ൅ ߠ൯ 
 
 ܣ sinሺ߱ଵݐ ൅ ߠሻ ൈ cosሺ߱ଶݐሻ ൌ ஺ଶ sin൫ሺ߱ଵ െ ߱ଶሻݐ ൅ ߠ൯ ൅
஺
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 tan ߠ ൌ ୱ୧୬ఏୡ୭ୱఏ   (3) 
 
Therefore, phase can be extracted if the detected signal is multiplied with reference sine 
and cosine signal, both of which have identical frequency. Sum frequency component is then 
eliminated by accumulating multiplication result. As been known, accumulation of symmetrical 
signal with zero offset will produce zero mean value so that the sum frequency component 
signal will vanish from equation. In the end, with division operation tangent phase angle will be 
obtained and then the inverse is phase value. Those division and inverse mechanism are 
conducted after conversion into polar domain using CORDIC operation. 
Implementation of the mechanism on Xilinx System Generator is described in Figure 6. 
 
 
 
 
Figure 6. Xilinx System Generator core block 
 
 
whereas, signal flow is depicted in Figure 7 below. 
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Figure 7. Quadrature phase detection signal flow 
 
 
Synchronous sine and cosine signal produced by DDS IP core implemented in FPGA 
are directly used in digital domain for demodulation. Compared with conventional analog 
demodulation, the method can eliminate the possibility of frequency mismatch and phase 
variation between signals. Computation process is conducted in dedicated modules (multiplier-
accumulator) and avoiding data buffer so that digital demodulation can be performed online in 
order to maximize acquisition rate. Consquently, it will introduce a relatively simple system with 
better reliability [12]. 
 
 
5. Simulation Result 
Hardware-software co-simulation using MATLAB-Xilinx System Generator allows to 
design and observe the characteristics of hardware; on the other hand manipulate the input 
signal and process the output signal by software. Fixed-point number will be used to maintain 
consistency with practical running process in digital device [13]. 
 
 
5.1. MATLAB Xilinx System Generator 
The development issues in hardware design using MATLAB Xilinx System Generator 
comprises: 1) determining design specification, 2) designing a system in Simulink utilizing 
System Generator blocks, 3) simulating the design, 4) generating hardware description 
language (HDL) code, 5) implementing HDL code into target hardware [14]. Step 1 through 3 
were applied to foresee system’s performance and capability for further ECVT development. 
 
x
x
=
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÷
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Figure 8. Implementation of Xilinx IP core for quadrature demodulation 
 
 
Implementation result of Xilinx IP Core multiplier and accumulator for quadrature 
demodulation calculation is shown in Figure 8. In the system, input sine signal 50kHz (chosen 
operation frequency) is applied with phase shift 1 radian. Hardware multiplier then multiply the 
signal with each of reference sine and cosine signal where the frequency is set similar to the 
input signal. Each multiplication result is brought into hardware accumulator to be accumulated 
thus high frequency component will be eliminated and accumulation of phase function will 
remain. Trigronometric operation atan2 (two-input inverse tangent) is applied using MATLAB 
function. On the display, phase value (in radian) is shown. 
 
 
5.2. System Overview 
Overview of the system for phase shift demodulation implemented on Xilinx System 
Generator is shown as following Figure 9. 
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Figure 9. Quadrature phase detection system overview 
 
 
From the design, system specification that can be provided is formulated in Table 2. 
 
 
Table 2. System Specification 
Operational Frequency 50kHz 
Phase Detection Range 0-114.58o / -57.29o~57.29o 
Res=8-bit; 
Clk=100MHz; 
MAE=0.8529o 
Res=16-bit; 
Clk=100MHz; 
MAE=0.5794o 
Res=8-bit; 
Clk=200MHz; 
MAE=3.6494o 
Res=16-bit; 
Clk=200MHz; 
MAE=3.9960o 
Data Proc. 
Rate 
1785 data/s 
(8Ch) 
416 data/s 
(16Ch) 
100 data/s 
(32Ch) 
 
 
Equation (4) and (5) were used to derive data rate and mean absoulte error (MAE) 
respectively, 
 
 ݄ܶݎ݋ݑ݄݃݌ݑݐ ൌ ௙೎೗ೖ೑ಲವ಴
೑೚೛ ே೛೐ೝ೔೚೏
೙ሺ೙షభሻ
మ
  (4) 
 
 ܯܣܧ ൌ ଵே∑ | ௜݂ െ ܿ௜|ே௜ୀଵ   (5) 
 
where fclk=hardware clock; fADC=ADC sampling rate; fop=operational frequency; 
Nperiod=number of signal period; n=measurement channel; N=number of data; fi=theoretical 
value; ci=measured value. 
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Figure 10. Measurement error plot 
 
 
Measurement error is plotted in Figure 10 showing the most linear result at 16-bit data 
and 100MHz clock frequency. 
 
 
6. Conclusion 
Core processing for calculating phase and amplitude of the detected signal was 
designed on FPGA platform. Hardware-software co-simulation using MATLAB-Xilinx System 
Generator allows to design and observe the characteristics of hardware; on the other hand 
manipulate the input signal and process the output signal by software. To perform hardware test 
with real input and output, the design needs to be downloaded onto FPGA and connected with 
external blocks. 
The optimum system design, adjusted to 16-bit data resolution and clock speed 
100MHz, gives phase detection range 0-114.58o (or ±57.29o) and mean absolute error 0.58o. 
Data processing rate solely at digital signal stage is approximately 1785data/s (for 8-channel), 
416data/s (for 16-channel), and 100data/s (for 32-channel). 
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